



	S'	TU]	DE	TI	DN	0		
1								
				1	1		1	

MULTIMEDIA UNIVERSITY

FINAL EXAMINATION

TRIMESTER 2, 2015/2016

EEE4186 - VLSI SYSTEM DESIGN AND MODELING TECHNIQUE (EE)

2 MARCH 2016 02.30p.m – 04.30p.m (2 Hours)

INSTRUCTION TO STUDENTS

- 1. This Question paper consists of 5 pages including cover page with 4 Questions only.
- 2. Attempt ALL FOUR questions. All questions carry equal marks and the distribution of the marks for each question is the same.
- 3. Please print all your answers in the answer Booklet provided.
- 4. A VHDL model means an entity-architecture pair, plus any extra codes that might be necessary for them to work properly (library, use, etc.)
- 5. When names (of entities, architectures, signals, etc.) are not specified, you may use any suitable and valid name.

- (a) There are specific structural elements which are responsible for forming the different parts of the hardware structure to model hardware by using VHDL coding. Describe and elaborate these structural elements such as *entity*, *architecture*, *configuration* and *package*. [8 marks]
- (b) The VHDL structural code of D flip-flop is shown in Figure Q1.(i) Sketch the structural or logic diagram to show its construction.

[8 marks]

(ii) Write the VHDL behavioral code of D flip-flop with asynchronous active low set_n and rst_n inputs, which mean when $set_n = `0`$, Q = `1', and when $rst_n = `0'$, Q = `0'. (entity name: d_ff , architecture name: Behavior)

[9 marks]

```
entity d ff is
    port (
    clk, rst_n, set_n, d: in std_logic;
    q, q_n : out std logic);
end d ff;
architecture struct of d_ff is
component nand
  port (
         a, b, c : in std logic;
                         : out std logic);
end component;
signal y0, y1, y2, y3: std_logic;
signal y4 : std_logic;
signal y5 : std_logic;
begin -- struct
      <= y4;
      <= y5;
 nand0 : nand port map (set_n, y1,
                                     y3, y0);
 nand1 : nand port map (clk, rst_n, y0,
                                           yl );
 nand2 : nand port map (clk, y3, y1, y2);
 nand3 : nand port map (d, rst_n, y2, y3);
 nand4 : nand port map (set_n, y1,
                                     y5, y4);
 nand5 : nand port map (rst_n, y2,
                                      y4,
end struct;
```

Figure Q1

Continued ...

- Write the complete architecture of VHDL code to realize the signal bus (a) condition as shown in Figure Q2a using the following signal assignment operator or method.
 - Concatenation operator. (i)

[3 marks]

(ii) Aggregates method.

[3 marks]




Figure O2a

- Consider the circuit diagram shown in Figure Q2b below. (b)
 - (i) Write down the entity declaration of this circuit. (entity name: unknown)

[5 marks]

(ii) Write the complete VHDL architecture code to represent the functional of this circuit using if-else statement. All outputs will be zero if EN='0'. (architecture name: arch_1)

[7 marks]

(iii) Write the complete VHDL architecture code to represent the functional of this circuit using case statement. Default outputs will be zero if EN='0'. (architecture name: arch_2)

[7 marks]




Figure Q2b

Continued ...

(a) Sketch the circuit diagram for the synthesized VHDL code shown in Figure Q3 using 2-to-1 multiplexers and standard logic gates.

[9 marks]

Figure Q3

(b) Compute the output signal, dout values of the circuit in part (a) corresponding to the input signals shown in Table Q3.

		Table Q3		
Α	В	X	У	Z
0	0	0	0	0
1	0	0	0	0
0	1	1	0	0
0	1	1	0	1
0	1	1	1	0
0	1	1	1	1

[6 marks]

(c) Create a test bench in VHDL code to test the circuit in part (a), by referring to the work.cct1(beh). Test the circuit in part (a) using the input signals shown in Table Q3 and stop. The time step for the test bench is 100ns.

[10 marks]

Continued ...

(a) Sketch the block diagram for the VHDL code shown in Figure Q4 using adder "+", subtractor "-" and registers.

[9 marks]

```
use work.my package.all;
-- my package contains "+" and "-" for bit vectors
entity my rtl is
port (clk: in bit;
      a, b, c: in bit vector(3 downto 0);
      r: out bit vector (3 downto 0));
end my rtl;
architecture arch of my_rtl is
signal temp_a, temp_b, temp_c: bit_vector(3 downto 0);
begin
    process (clk)
    begin
        if clk'event and clk = '1' then
            temp a <= a;
            temp b <= b;
            temp c <= c;
            r <= temp a + temp_b - temp_c;
        end if;
    end process;
end arch;
```

Figure Q4

(b) Redesign the VHDL code in Figure Q4 to increase its maximum frequency using the pipelining technique. Given that the worst-case delay of the adder "+" operation is 0.5 ms and the delay of the subtractor "-" operation is 0.8 ms.

[12 marks]

(c) Compute the worst case delay and maximum frequency of the system in part (b).

[4 marks]

End of Paper